

PROVIDING A FAST ADDER FOR PROCESSOR BASED DEVICES

Abstract of the Disclosure

In one embodiment of the present invention, a high-
5 speed adder is provided. This adder may incorporate a
conversion circuit in a slack propagation timing path to
provide for improved performance. The present invention may
be incorporated into single or multi-bit adders.